• The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable...
    217 KB (12,689 words) - 00:30, 3 October 2024
  • The x86 instruction set has several times been extended with SIMD (Single instruction, multiple data) instruction set extensions. These extensions, starting...
    69 KB (1,531 words) - 19:57, 6 August 2024
  • INT is an assembly language instruction for x86 processors that generates a software interrupt. It takes the interrupt number formatted as a byte value...
    4 KB (472 words) - 05:21, 26 August 2024
  • Instructions that have at some point been present as documented instructions in one or more x86 processors, but where the processor series containing...
    96 KB (4,616 words) - 09:57, 4 October 2024
  • pointer to another register. Assembly language X86 instruction listings X86 architecture CPU design List of assemblers Self-modifying code DOS DOS API...
    54 KB (6,902 words) - 09:21, 22 August 2024
  • Instruction set extensions that have been added to the x86 instruction set in order to support hardware virtualization. These extensions provide instructions...
    15 KB (615 words) - 22:10, 19 August 2024
  • Instructions that have been added to the x86 instruction set in order to assist efficient calculation of cryptographic primitives, such as e.g. AES encryption...
    21 KB (872 words) - 13:05, 29 September 2024
  • Thumbnail for X86
    x86 (also known as 80x86 or the 8086 family) is a family of complex instruction set computer (CISC) instruction set architectures initially developed...
    105 KB (10,734 words) - 23:48, 27 September 2024
  • Thumbnail for X86-64
    x86-64 (also known as x64, x86_64, AMD64, and Intel 64) is a 64-bit version of the x86 instruction set, first announced in 1999. It introduced two new...
    117 KB (11,644 words) - 02:11, 9 September 2024
  • extension) for JPEG images JPE (assembly language) instruction for jump if parity even, see x86 instruction listings Joint Planning Environment of the U.S. Joint...
    816 bytes (148 words) - 18:52, 21 March 2022
  • ModR/M (category X86 instructions)
    important part of instruction encoding for the x86 instruction set. Opcodes in x86 are generally one-byte, though two-byte instructions and prefixes exist...
    17 KB (2,148 words) - 08:07, 26 September 2024
  • x86 virtualization is the use of hardware-assisted virtualization capabilities on an x86/x86-64 CPU. In the late 1990s x86 virtualization was achieved...
    41 KB (3,711 words) - 19:52, 2 September 2024
  • FLAGS register (category X86 architecture)
    field Control register CPU flag (x86) Program status word Status register x86 assembly language x86 instruction listings Intel 64 and IA-32 Architectures...
    9 KB (805 words) - 10:31, 11 March 2024
  • vector generalized linear model CQO, an 64-bit x86 instruction; see x86_instruction_listings#Added_with_x86-64 This disambiguation page lists articles associated...
    453 bytes (87 words) - 21:54, 25 July 2023
  • Operations) instruction set, announced by AMD on May 1, 2009, is an extension to the 128-bit SSE core instructions in the x86 and AMD64 instruction set for...
    20 KB (1,448 words) - 04:33, 31 August 2024
  • tautology xyzzy (computing) – a command sometimes used instead of NOP X86 instruction listings#Added in P5/P6-class processors - NOPL, the official long NOP "Motorola...
    21 KB (1,604 words) - 05:32, 23 September 2024
  • X86 Assembly/AVX, AVX2, FMA3, FMA4 The FMA instruction set is an extension to the 128 and 256-bit Streaming SIMD Extensions instructions in the x86 microprocessor...
    19 KB (1,392 words) - 06:43, 28 March 2024
  • SSSE3 (redirect from Merom New Instructions)
    XMM vector register. SIMD SSE3 Intel Core 2 Tejas and Jayhawk x86 instruction listings "2.9.5". Intel 64 and IA-32 Architectures Optimization Reference...
    8 KB (445 words) - 03:43, 12 January 2024
  • MOVAPD (category X86 instructions)
    MOVDDUP MOVHLPS MOVHPS/MOVHPD MOVLHPS MOVLPS/MOVLPD MOVMSKPS/MOVMSKPD MOVNTPS MOVSHDUP MOVSLDUP MOVSS/MOVSD MOVUPS/MOVUPD x86 instruction listings v t e...
    2 KB (240 words) - 19:53, 10 April 2022
  • Task state segment (category X86 architecture)
    operates as follows: when a program issues an x86 I/O port instruction such as IN or OUT (see x86 instruction listings - and note that there are byte-, word-...
    10 KB (1,526 words) - 01:36, 28 August 2023
  • Thumbnail for Machine code
    jump or skip to an instruction that is not the next one In general, each architecture family (e.g., x86, ARM) has its own instruction set architecture (ISA)...
    32 KB (3,555 words) - 20:43, 5 October 2024
  • extensions to the 256-bit Advanced Vector Extensions SIMD instructions for x86 instruction set architecture (ISA) proposed by Intel in July 2013, and...
    87 KB (4,713 words) - 17:01, 2 October 2024
  • x86, it might produce the following assembly code (Intel syntax): caller: ; make new call frame ; (some compilers may produce an 'enter' instruction instead)...
    42 KB (4,708 words) - 14:30, 2 October 2024
  • their importance to core CPU functionality. x86 instruction listings CPUID Processor Supplementary Instructions For The i686[permanent dead link] http://markhobley...
    7 KB (564 words) - 10:29, 5 May 2023
  • operator in some programming languages Logical shift right in x86 instruction listings Self-healing ring SHR (operating system) for smartphones Scottish...
    502 bytes (92 words) - 23:09, 11 November 2022
  • SSE5 (category X86 instructions)
    removed in newer AMD processors using the Zen microarchitecture. x86 instruction listings Fused multiply–add Hruska, Joel (November 14, 2008). "AMD Fusion...
    6 KB (626 words) - 16:32, 20 July 2024
  • IA-32 (redirect from X86-32)
    x86 instruction set architecture, designed by Intel and first implemented in the 80386 microprocessor in 1985. IA-32 is the first incarnation of x86 that...
    10 KB (894 words) - 18:17, 26 June 2024
  • CPUID (redirect from CPU flag (x86))
    In the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from CPU Identification)...
    206 KB (11,812 words) - 13:02, 24 September 2024
  • resources. C++ and assembly. Windows, Linux, BSD, Mac OS X". Agner Fog. "x86, x64 Instruction Latency, Memory Latency and CPUID dumps". instlatx64.atw.hu. See...
    9 KB (1,189 words) - 17:46, 18 February 2024
  • Thumbnail for Transmeta Crusoe
    Transmeta Crusoe (category Very long instruction word computing)
    Crusoe is a family of x86-compatible microprocessors developed by Transmeta and introduced in 2000. Instead of the instruction set architecture being...
    16 KB (1,683 words) - 02:04, 30 September 2024